diff options
| author | Masahiro Yamada <yamada.m@jp.panasonic.com> | 2015-02-05 14:43:00 +0900 |
|---|---|---|
| committer | Masahiro Yamada <yamada.m@jp.panasonic.com> | 2015-02-07 00:15:03 +0900 |
| commit | ee470645d169cd0f47f66be8c8f69e061e3665d4 (patch) | |
| tree | 61a84e648b253f5b1b9a3fd1fc7ffb01ec65f06f | |
| parent | 6c45ef4b948abd92f299d4ca1ab99c9cdea6bf8e (diff) | |
| download | u-boot-imx-ee470645d169cd0f47f66be8c8f69e061e3665d4.zip u-boot-imx-ee470645d169cd0f47f66be8c8f69e061e3665d4.tar.gz u-boot-imx-ee470645d169cd0f47f66be8c8f69e061e3665d4.tar.bz2 | |
ARM: UniPhier: enable I2C input pins for PH1-sLD8
To use I2C controllers on PH1-sLD8, the bit 10 (SCL0/SDA0)
and bit 11 (SCL1/SDA1) of IECTRL register must be set.
Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
| -rw-r--r-- | arch/arm/cpu/armv7/uniphier/ph1-sld8/pinctrl.c | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/uniphier/ph1-sld8/pinctrl.c b/arch/arm/cpu/armv7/uniphier/ph1-sld8/pinctrl.c index 2b6403f..5e80335 100644 --- a/arch/arm/cpu/armv7/uniphier/ph1-sld8/pinctrl.c +++ b/arch/arm/cpu/armv7/uniphier/ph1-sld8/pinctrl.c @@ -26,6 +26,15 @@ void pin_init(void) sg_set_pinsel(111, 1); /* SBI0 -> RXD3 */ #endif +#ifdef CONFIG_SYS_I2C_UNIPHIER + { + u32 tmp; + tmp = readl(SG_IECTRL); + tmp |= 0xc00; /* enable SCL0, SDA0, SCL1, SDA1 */ + writel(tmp, SG_IECTRL); + } +#endif + #ifdef CONFIG_NAND_DENALI sg_set_pinsel(15, 0); /* XNFRE_GB -> XNFRE_GB */ sg_set_pinsel(16, 0); /* XNFWE_GB -> XNFWE_GB */ |