summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2012-04-30 16:43:49 +0200
committerWolfgang Denk <wd@denx.de>2012-04-30 16:43:49 +0200
commit04a9cb8c5947cec4356cf3b95a8ea3cc839dc540 (patch)
tree787a4016c52356bca0aac6f781081c71656f7a7d
parent99310d144852a8f0b7dbb3d9c7b575c37781b2c1 (diff)
parent5e3e8dda51c46faedb124c0ffd6136e2ef09ae52 (diff)
downloadu-boot-imx-04a9cb8c5947cec4356cf3b95a8ea3cc839dc540.zip
u-boot-imx-04a9cb8c5947cec4356cf3b95a8ea3cc839dc540.tar.gz
u-boot-imx-04a9cb8c5947cec4356cf3b95a8ea3cc839dc540.tar.bz2
Merge branch 'master' of git://git.denx.de/u-boot-i2c
* 'master' of git://git.denx.de/u-boot-i2c: i2c:designware Turn off the ctrl when setting the speed i2c: Add support for designware i2c controller sh: i2c: Add support I2C controller of SH7734
-rw-r--r--drivers/i2c/Makefile3
-rw-r--r--drivers/i2c/designware_i2c.c (renamed from drivers/i2c/spr_i2c.c)15
-rw-r--r--drivers/i2c/designware_i2c.h (renamed from arch/arm/include/asm/arch-spear/spr_i2c.h)6
-rw-r--r--drivers/i2c/sh_sh7734_i2c.c387
-rw-r--r--include/configs/spear-common.h2
5 files changed, 406 insertions, 7 deletions
diff --git a/drivers/i2c/Makefile b/drivers/i2c/Makefile
index f86e46c..5dbdbe3 100644
--- a/drivers/i2c/Makefile
+++ b/drivers/i2c/Makefile
@@ -27,6 +27,7 @@ LIB := $(obj)libi2c.o
COBJS-$(CONFIG_BFIN_TWI_I2C) += bfin-twi_i2c.o
COBJS-$(CONFIG_DRIVER_DAVINCI_I2C) += davinci_i2c.o
+COBJS-$(CONFIG_DW_I2C) += designware_i2c.o
COBJS-$(CONFIG_FSL_I2C) += fsl_i2c.o
COBJS-$(CONFIG_I2C_MVTWSI) += mvtwsi.o
COBJS-$(CONFIG_I2C_MV) += mv_i2c.o
@@ -40,11 +41,11 @@ COBJS-$(CONFIG_PPC4XX_I2C) += ppc4xx_i2c.o
COBJS-$(CONFIG_DRIVER_S3C24X0_I2C) += s3c24x0_i2c.o
COBJS-$(CONFIG_S3C44B0_I2C) += s3c44b0_i2c.o
COBJS-$(CONFIG_SOFT_I2C) += soft_i2c.o
-COBJS-$(CONFIG_SPEAR_I2C) += spr_i2c.o
COBJS-$(CONFIG_TEGRA_I2C) += tegra_i2c.o
COBJS-$(CONFIG_TSI108_I2C) += tsi108_i2c.o
COBJS-$(CONFIG_U8500_I2C) += u8500_i2c.o
COBJS-$(CONFIG_SH_I2C) += sh_i2c.o
+COBJS-$(CONFIG_SH_SH7734_I2C) += sh_sh7734_i2c.o
COBJS := $(COBJS-y)
SRCS := $(COBJS:.o=.c)
diff --git a/drivers/i2c/spr_i2c.c b/drivers/i2c/designware_i2c.c
index eabfe84..6d118ac 100644
--- a/drivers/i2c/spr_i2c.c
+++ b/drivers/i2c/designware_i2c.c
@@ -24,7 +24,7 @@
#include <common.h>
#include <asm/io.h>
#include <asm/arch/hardware.h>
-#include <asm/arch/spr_i2c.h>
+#include "designware_i2c.h"
static struct i2c_regs *const i2c_regs_p =
(struct i2c_regs *)CONFIG_SYS_I2C_BASE;
@@ -40,6 +40,13 @@ static void set_speed(int i2c_spd)
unsigned int cntl;
unsigned int hcnt, lcnt;
unsigned int high, low;
+ unsigned int enbl;
+
+ /* to set speed cltr must be disabled */
+ enbl = readl(&i2c_regs_p->ic_enable);
+ enbl &= ~IC_ENABLE_0B;
+ writel(enbl, &i2c_regs_p->ic_enable);
+
cntl = (readl(&i2c_regs_p->ic_con) & (~IC_CON_SPD_MSK));
@@ -71,6 +78,10 @@ static void set_speed(int i2c_spd)
lcnt = (IC_CLK * low) / NANO_TO_MICRO;
writel(lcnt, &i2c_regs_p->ic_fs_scl_lcnt);
+
+ /* re-enable i2c ctrl back now that speed is set */
+ enbl |= IC_ENABLE_0B;
+ writel(enbl, &i2c_regs_p->ic_enable);
}
/*
@@ -113,7 +124,7 @@ int i2c_get_bus_speed(void)
/*
* i2c_init - Init function
* @speed: required i2c speed
- * @slaveadd: slave address for the spear device
+ * @slaveadd: slave address for the device
*
* Initialization function.
*/
diff --git a/arch/arm/include/asm/arch-spear/spr_i2c.h b/drivers/i2c/designware_i2c.h
index 7521ebc..03b520e 100644
--- a/arch/arm/include/asm/arch-spear/spr_i2c.h
+++ b/drivers/i2c/designware_i2c.h
@@ -21,8 +21,8 @@
* MA 02111-1307 USA
*/
-#ifndef __SPR_I2C_H_
-#define __SPR_I2C_H_
+#ifndef __DW_I2C_H_
+#define __DW_I2C_H_
struct i2c_regs {
u32 ic_con;
@@ -143,4 +143,4 @@ struct i2c_regs {
#define I2C_FAST_SPEED 400000
#define I2C_STANDARD_SPEED 100000
-#endif /* __SPR_I2C_H_ */
+#endif /* __DW_I2C_H_ */
diff --git a/drivers/i2c/sh_sh7734_i2c.c b/drivers/i2c/sh_sh7734_i2c.c
new file mode 100644
index 0000000..9da173d
--- /dev/null
+++ b/drivers/i2c/sh_sh7734_i2c.c
@@ -0,0 +1,387 @@
+/*
+ * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
+ * Copyright (C) 2012 Renesas Solutions Corp.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <i2c.h>
+#include <asm/io.h>
+
+struct sh_i2c {
+ u8 iccr1;
+ u8 iccr2;
+ u8 icmr;
+ u8 icier;
+ u8 icsr;
+ u8 sar;
+ u8 icdrt;
+ u8 icdrr;
+ u8 nf2cyc;
+ u8 __pad0;
+ u8 __pad1;
+};
+
+static struct sh_i2c *base;
+static u8 iccr1_cks, nf2cyc;
+
+/* ICCR1 */
+#define SH_I2C_ICCR1_ICE (1 << 7)
+#define SH_I2C_ICCR1_RCVD (1 << 6)
+#define SH_I2C_ICCR1_MST (1 << 5)
+#define SH_I2C_ICCR1_TRS (1 << 4)
+#define SH_I2C_ICCR1_MTRS \
+ (SH_I2C_ICCR1_MST | SH_I2C_ICCR1_TRS)
+
+/* ICCR1 */
+#define SH_I2C_ICCR2_BBSY (1 << 7)
+#define SH_I2C_ICCR2_SCP (1 << 6)
+#define SH_I2C_ICCR2_SDAO (1 << 5)
+#define SH_I2C_ICCR2_SDAOP (1 << 4)
+#define SH_I2C_ICCR2_SCLO (1 << 3)
+#define SH_I2C_ICCR2_IICRST (1 << 1)
+
+#define SH_I2C_ICIER_TIE (1 << 7)
+#define SH_I2C_ICIER_TEIE (1 << 6)
+#define SH_I2C_ICIER_RIE (1 << 5)
+#define SH_I2C_ICIER_NAKIE (1 << 4)
+#define SH_I2C_ICIER_STIE (1 << 3)
+#define SH_I2C_ICIER_ACKE (1 << 2)
+#define SH_I2C_ICIER_ACKBR (1 << 1)
+#define SH_I2C_ICIER_ACKBT (1 << 0)
+
+#define SH_I2C_ICSR_TDRE (1 << 7)
+#define SH_I2C_ICSR_TEND (1 << 6)
+#define SH_I2C_ICSR_RDRF (1 << 5)
+#define SH_I2C_ICSR_NACKF (1 << 4)
+#define SH_I2C_ICSR_STOP (1 << 3)
+#define SH_I2C_ICSR_ALOVE (1 << 2)
+#define SH_I2C_ICSR_AAS (1 << 1)
+#define SH_I2C_ICSR_ADZ (1 << 0)
+
+#define IRQ_WAIT 1000
+
+static void sh_i2c_send_stop(struct sh_i2c *base)
+{
+ clrbits_8(&base->iccr2, SH_I2C_ICCR2_BBSY | SH_I2C_ICCR2_SCP);
+}
+
+static int check_icsr_bits(struct sh_i2c *base, u8 bits)
+{
+ int i;
+
+ for (i = 0; i < IRQ_WAIT; i++) {
+ if (bits & readb(&base->icsr))
+ return 0;
+ udelay(10);
+ }
+
+ return 1;
+}
+
+static int check_stop(struct sh_i2c *base)
+{
+ int ret = check_icsr_bits(base, SH_I2C_ICSR_STOP);
+ clrbits_8(&base->icsr, SH_I2C_ICSR_STOP);
+
+ return ret;
+}
+
+static int check_tend(struct sh_i2c *base, int stop)
+{
+ int ret = check_icsr_bits(base, SH_I2C_ICSR_TEND);
+
+ if (stop) {
+ clrbits_8(&base->icsr, SH_I2C_ICSR_STOP);
+ sh_i2c_send_stop(base);
+ }
+
+ clrbits_8(&base->icsr, SH_I2C_ICSR_TEND);
+ return ret;
+}
+
+static int check_tdre(struct sh_i2c *base)
+{
+ return check_icsr_bits(base, SH_I2C_ICSR_TDRE);
+}
+
+static int check_rdrf(struct sh_i2c *base)
+{
+ return check_icsr_bits(base, SH_I2C_ICSR_RDRF);
+}
+
+static int check_bbsy(struct sh_i2c *base)
+{
+ int i;
+
+ for (i = 0 ; i < IRQ_WAIT ; i++) {
+ if (!(SH_I2C_ICCR2_BBSY & readb(&base->iccr2)))
+ return 0;
+ udelay(10);
+ }
+ return 1;
+}
+
+static int check_ackbr(struct sh_i2c *base)
+{
+ int i;
+
+ for (i = 0 ; i < IRQ_WAIT ; i++) {
+ if (!(SH_I2C_ICIER_ACKBR & readb(&base->icier)))
+ return 0;
+ udelay(10);
+ }
+
+ return 1;
+}
+
+static void sh_i2c_reset(struct sh_i2c *base)
+{
+ setbits_8(&base->iccr2, SH_I2C_ICCR2_IICRST);
+
+ udelay(100);
+
+ clrbits_8(&base->iccr2, SH_I2C_ICCR2_IICRST);
+}
+
+static int i2c_set_addr(struct sh_i2c *base, u8 id, u8 reg)
+{
+ if (check_bbsy(base)) {
+ puts("i2c bus busy\n");
+ goto fail;
+ }
+
+ setbits_8(&base->iccr1, SH_I2C_ICCR1_MTRS);
+ clrsetbits_8(&base->iccr2, SH_I2C_ICCR2_SCP, SH_I2C_ICCR2_BBSY);
+
+ writeb((id << 1), &base->icdrt);
+
+ if (check_tend(base, 0)) {
+ puts("TEND check fail...\n");
+ goto fail;
+ }
+
+ if (check_ackbr(base)) {
+ check_tend(base, 0);
+ sh_i2c_send_stop(base);
+ goto fail;
+ }
+
+ writeb(reg, &base->icdrt);
+
+ if (check_tdre(base)) {
+ puts("TDRE check fail...\n");
+ goto fail;
+ }
+
+ if (check_tend(base, 0)) {
+ puts("TEND check fail...\n");
+ goto fail;
+ }
+
+ return 0;
+fail:
+
+ return 1;
+}
+
+static int
+i2c_raw_write(struct sh_i2c *base, u8 id, u8 reg, u8 *val, int size)
+{
+ int i;
+
+ if (i2c_set_addr(base, id, reg)) {
+ puts("Fail set slave address\n");
+ return 1;
+ }
+
+ for (i = 0; i < size; i++) {
+ writeb(val[i], &base->icdrt);
+ check_tdre(base);
+ }
+
+ check_tend(base, 1);
+ check_stop(base);
+
+ udelay(100);
+
+ clrbits_8(&base->iccr1, SH_I2C_ICCR1_MTRS);
+ clrbits_8(&base->icsr, SH_I2C_ICSR_TDRE);
+ sh_i2c_reset(base);
+
+ return 0;
+}
+
+static u8 i2c_raw_read(struct sh_i2c *base, u8 id, u8 reg)
+{
+ u8 ret = 0;
+
+ if (i2c_set_addr(base, id, reg)) {
+ puts("Fail set slave address\n");
+ goto fail;
+ }
+
+ clrsetbits_8(&base->iccr2, SH_I2C_ICCR2_SCP, SH_I2C_ICCR2_BBSY);
+ writeb((id << 1) | 1, &base->icdrt);
+
+ if (check_tend(base, 0))
+ puts("TDRE check fail...\n");
+
+ clrsetbits_8(&base->iccr1, SH_I2C_ICCR1_TRS, SH_I2C_ICCR1_MST);
+ clrbits_8(&base->icsr, SH_I2C_ICSR_TDRE);
+ setbits_8(&base->icier, SH_I2C_ICIER_ACKBT);
+ setbits_8(&base->iccr1, SH_I2C_ICCR1_RCVD);
+
+ /* read data (dummy) */
+ ret = readb(&base->icdrr);
+
+ if (check_rdrf(base)) {
+ puts("check RDRF error\n");
+ goto fail;
+ }
+
+ clrbits_8(&base->icsr, SH_I2C_ICSR_STOP);
+ udelay(1000);
+
+ sh_i2c_send_stop(base);
+
+ if (check_stop(base)) {
+ puts("check STOP error\n");
+ goto fail;
+ }
+
+ clrbits_8(&base->iccr1, SH_I2C_ICCR1_MTRS);
+ clrbits_8(&base->icsr, SH_I2C_ICSR_TDRE);
+
+ /* data read */
+ ret = readb(&base->icdrr);
+
+fail:
+ clrbits_8(&base->iccr1, SH_I2C_ICCR1_RCVD);
+
+ return ret;
+}
+
+#ifdef CONFIG_I2C_MULTI_BUS
+static unsigned int current_bus;
+
+/**
+ * i2c_set_bus_num - change active I2C bus
+ * @bus: bus index, zero based
+ * @returns: 0 on success, non-0 on failure
+ */
+int i2c_set_bus_num(unsigned int bus)
+{
+ switch (bus) {
+ case 0:
+ base = (void *)CONFIG_SH_I2C_BASE0;
+ break;
+ case 1:
+ base = (void *)CONFIG_SH_I2C_BASE1;
+ break;
+ default:
+ printf("Bad bus: %d\n", bus);
+ return -1;
+ }
+
+ current_bus = bus;
+
+ return 0;
+}
+
+/**
+ * i2c_get_bus_num - returns index of active I2C bus
+ */
+unsigned int i2c_get_bus_num(void)
+{
+ return current_bus;
+}
+#endif
+
+void i2c_init(int speed, int slaveaddr)
+{
+#ifdef CONFIG_I2C_MULTI_BUS
+ current_bus = 0;
+#endif
+ base = (struct sh_i2c *)CONFIG_SH_I2C_BASE0;
+
+ if (speed == 400000)
+ iccr1_cks = 0x07;
+ else
+ iccr1_cks = 0x0F;
+
+ nf2cyc = 1;
+
+ /* Reset */
+ sh_i2c_reset(base);
+
+ /* ICE enable and set clock */
+ writeb(SH_I2C_ICCR1_ICE | iccr1_cks, &base->iccr1);
+ writeb(nf2cyc, &base->nf2cyc);
+}
+
+/*
+ * i2c_read: - Read multiple bytes from an i2c device
+ *
+ * The higher level routines take into account that this function is only
+ * called with len < page length of the device (see configuration file)
+ *
+ * @chip: address of the chip which is to be read
+ * @addr: i2c data address within the chip
+ * @alen: length of the i2c data address (1..2 bytes)
+ * @buffer: where to write the data
+ * @len: how much byte do we want to read
+ * @return: 0 in case of success
+ */
+int i2c_read(u8 chip, u32 addr, int alen, u8 *buffer, int len)
+{
+ int i = 0;
+ for (i = 0; i < len; i++)
+ buffer[i] = i2c_raw_read(base, chip, addr + i);
+
+ return 0;
+}
+
+/*
+ * i2c_write: - Write multiple bytes to an i2c device
+ *
+ * The higher level routines take into account that this function is only
+ * called with len < page length of the device (see configuration file)
+ *
+ * @chip: address of the chip which is to be written
+ * @addr: i2c data address within the chip
+ * @alen: length of the i2c data address (1..2 bytes)
+ * @buffer: where to find the data to be written
+ * @len: how much byte do we want to read
+ * @return: 0 in case of success
+ */
+int i2c_write(u8 chip, u32 addr, int alen, u8 *buffer, int len)
+{
+ return i2c_raw_write(base, chip, addr, buffer, len);
+}
+
+/*
+ * i2c_probe: - Test if a chip answers for a given i2c address
+ *
+ * @chip: address of the chip which is searched for
+ * @return: 0 if a chip was found, -1 otherwhise
+ */
+int i2c_probe(u8 chip)
+{
+ u8 byte;
+ return i2c_read(chip, 0, 0, &byte, 1);
+}
diff --git a/include/configs/spear-common.h b/include/configs/spear-common.h
index 5fef8cc..a791815 100644
--- a/include/configs/spear-common.h
+++ b/include/configs/spear-common.h
@@ -41,7 +41,7 @@
/* I2C driver configuration */
#define CONFIG_HARD_I2C
-#define CONFIG_SPEAR_I2C
+#define CONFIG_DW_I2C
#define CONFIG_SYS_I2C_SPEED 400000
#define CONFIG_SYS_I2C_SLAVE 0x02