summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGuillaume GARDET <guillaume.gardet@free.fr>2015-03-11 10:34:27 +0100
committerMinkyu Kang <mk7.kang@samsung.com>2015-04-06 14:05:45 +0900
commit0467faf555022fa5447a037b753b150448217239 (patch)
treeff13589857becb804cff6aadc19e884672254038
parentd68df028099235c5316eec1ed5f586f3744a8707 (diff)
downloadu-boot-imx-0467faf555022fa5447a037b753b150448217239.zip
u-boot-imx-0467faf555022fa5447a037b753b150448217239.tar.gz
u-boot-imx-0467faf555022fa5447a037b753b150448217239.tar.bz2
Exynos: Clock: Fix exynos5_get_periph_rate for I2C.
Commit 2e82e9252695a612ab0cbf40fa0c7368515f6506 'Exynos: Clock: Cleanup soc_get_periph_rate' introduced a bug in I2C config. This patch makes cros_ec keyboard working again on Samsung Chromebook (snow). Changes in V2: reorder lines as requested by Joonyoung Shim. Signed-off-by: Guillaume GARDET <guillaume.gardet@free.fr> Cc: Akshay Saraswat <akshay.s@samsung.com> Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Joonyoung Shim <jy0922.shim@samsung.com> Reviewed-by: Simon Glass <sjg@chroimum.org> Tested-by: Simon Glass <sjg@chroimum.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
-rw-r--r--arch/arm/cpu/armv7/exynos/clock.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/cpu/armv7/exynos/clock.c b/arch/arm/cpu/armv7/exynos/clock.c
index c6455c2..2984867 100644
--- a/arch/arm/cpu/armv7/exynos/clock.c
+++ b/arch/arm/cpu/armv7/exynos/clock.c
@@ -423,8 +423,8 @@ static unsigned long exynos5_get_periph_rate(int peripheral)
case PERIPH_ID_I2C6:
case PERIPH_ID_I2C7:
src = EXYNOS_SRC_MPLL;
- div = readl(&clk->div_top0);
- sub_div = readl(&clk->div_top1);
+ div = readl(&clk->div_top1);
+ sub_div = readl(&clk->div_top0);
break;
default:
debug("%s: invalid peripheral %d", __func__, peripheral);