summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorYe.Li <B37916@freescale.com>2015-09-08 18:00:43 +0800
committerYe.Li <B37916@freescale.com>2015-09-08 18:56:45 +0800
commited2bb2c93d3d446017c1f7403dcd88f6fbda6da6 (patch)
tree6622b63307ed489357c2c665aecd3b9372c2fce7
parent17683dc1d7800b5856e244a9fde3fc881fd68e1b (diff)
downloadu-boot-imx-ed2bb2c93d3d446017c1f7403dcd88f6fbda6da6.zip
u-boot-imx-ed2bb2c93d3d446017c1f7403dcd88f6fbda6da6.tar.gz
u-boot-imx-ed2bb2c93d3d446017c1f7403dcd88f6fbda6da6.tar.bz2
MLK-11505 imx: mx6ul: Disable the LCDIF before system reset
We meet reset failure on mx6ul 9x9 evk. The internal reset logic between MMDC and functional modules seems relate with the issue. Turn off the LCDIF to stop DDR access before reset to avoid this possible internal reset problem. Signed-off-by: Peng Fan <Peng.Fan@freescale.com> Signed-off-by: Ye.Li <B37916@freescale.com>
-rw-r--r--arch/arm/cpu/armv7/mx6/soc.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/mx6/soc.c b/arch/arm/cpu/armv7/mx6/soc.c
index 9a539d9..f2a91f2 100644
--- a/arch/arm/cpu/armv7/mx6/soc.c
+++ b/arch/arm/cpu/armv7/mx6/soc.c
@@ -24,6 +24,7 @@
#include <asm/arch/crm_regs.h>
#include <dm.h>
#include <imx_thermal.h>
+#include <mxsfb.h>
#ifdef CONFIG_FASTBOOT
#ifdef CONFIG_ANDROID_RECOVERY
#include <recovery.h>
@@ -784,6 +785,14 @@ void set_wdog_reset(struct wdog_regs *wdog)
writew(reg, &wdog->wcr);
}
+void reset_misc(void)
+{
+#ifdef CONFIG_VIDEO_MXS
+ if (is_cpu_type(MXC_CPU_MX6UL))
+ lcdif_power_down();
+#endif
+}
+
#ifdef CONFIG_LDO_BYPASS_CHECK
DECLARE_GLOBAL_DATA_PTR;
static int ldo_bypass;