summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSoren Brinkmann <soren.brinkmann@xilinx.com>2013-10-29 13:11:54 -0700
committerMichal Simek <michal.simek@xilinx.com>2013-12-02 11:36:36 +0100
commit2785a4ae76330dab5e792d52fc9c449ac3d1072e (patch)
treeaeea0f276401201d42ea8511b7a77247eec1fc16
parentd19ad726bcd5d9106f7ba9c750462fcc369f1020 (diff)
downloadu-boot-imx-2785a4ae76330dab5e792d52fc9c449ac3d1072e.zip
u-boot-imx-2785a4ae76330dab5e792d52fc9c449ac3d1072e.tar.gz
u-boot-imx-2785a4ae76330dab5e792d52fc9c449ac3d1072e.tar.bz2
serial: zynq: Remove unused #defines
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> Series-to: trini, uboot
-rw-r--r--drivers/serial/serial_zynq.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/drivers/serial/serial_zynq.c b/drivers/serial/serial_zynq.c
index 050b9c0..ff28f3c 100644
--- a/drivers/serial/serial_zynq.c
+++ b/drivers/serial/serial_zynq.c
@@ -21,10 +21,6 @@
#define ZYNQ_UART_MR_PARITY_NONE 0x00000020 /* No parity mode */
-/* Some clock/baud constants */
-#define ZYNQ_UART_BDIV 15 /* Default/reset BDIV value */
-#define ZYNQ_UART_BASECLK 3125000L /* master / (bdiv + 1) */
-
struct uart_zynq {
u32 control; /* Control Register [8:0] */
u32 mode; /* Mode Register [10:0] */