diff options
| author | Robby Cai <r63905@freescale.com> | 2015-06-24 11:44:51 +0800 |
|---|---|---|
| committer | Robby Cai <r63905@freescale.com> | 2015-06-24 11:48:47 +0800 |
| commit | 6e9282c2567b2820699fa55d2c6bf0ab78e992d6 (patch) | |
| tree | 50c5d6de2675c71b093bc54f970c9d759e89e2a7 | |
| parent | 40e84a921faae92182c4155f0d36fb18a0653202 (diff) | |
| download | u-boot-imx-6e9282c2567b2820699fa55d2c6bf0ab78e992d6.zip u-boot-imx-6e9282c2567b2820699fa55d2c6bf0ab78e992d6.tar.gz u-boot-imx-6e9282c2567b2820699fa55d2c6bf0ab78e992d6.tar.bz2 | |
MLK-11159-2 Revert "MLK-11028 imx: mx6qp change L2 prefetch offset to 0"rel_imx_3.14.38_6qp_betal5.1.1_2.0.0_6qp-betaimx_v2014.04_3.14.38_6qp_beta
This reverts commit 2bc93d766dee5d5dc33035446f82622c4f1fb784.
After further investigation, find L2 prefetch offset setting of 0xF is not the
root cause for USB stress reboot failure. With the fix in USB driver,
and L2 prefetch offset setting of 0xF, the reboot stress test has passed 4-days
both on imx6q and imx6qp sabreauto board.
Signed-off-by: Robby Cai <r63905@freescale.com>
| -rw-r--r-- | arch/arm/cpu/armv7/mx6/soc.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/cpu/armv7/mx6/soc.c b/arch/arm/cpu/armv7/mx6/soc.c index 660e084..9aacc18 100644 --- a/arch/arm/cpu/armv7/mx6/soc.c +++ b/arch/arm/cpu/armv7/mx6/soc.c @@ -1075,7 +1075,7 @@ void v7_outer_cache_enable(void) /* Turn on the L2 I/D prefetch, double linefill */ /* Set prefetch offset with any value except 23 as per errata 765569 */ - val |= 0x70000000; + val |= 0x7000000f; /* * The L2 cache controller(PL310) version on the i.MX6D/Q is r3p1-50rel0 |