summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWolfgang Denk <wd@pollux.(none)>2005-09-25 16:56:15 +0200
committerWolfgang Denk <wd@pollux.(none)>2005-09-25 16:56:15 +0200
commitbd51626c8df13b5319424352019115750d6d1186 (patch)
tree80eb21d12590cad4f80129d69b8f51e4eea57a74
parent7a22cd535b67e89af88190cd5143ba53f502f064 (diff)
downloadu-boot-imx-bd51626c8df13b5319424352019115750d6d1186.zip
u-boot-imx-bd51626c8df13b5319424352019115750d6d1186.tar.gz
u-boot-imx-bd51626c8df13b5319424352019115750d6d1186.tar.bz2
Update ep8260: Fix flash timeouts; improve clock resolution for faster UARTs
Patch by Jeff Angielski, 21 Feb 2005
-rw-r--r--CHANGELOG3
-rw-r--r--include/configs/ep8260.h9
2 files changed, 12 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index e189bbb..ff659f4 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -2,6 +2,9 @@
Changes for U-Boot 1.1.4:
======================================================================
+* Update ep8260: Fix flash timeouts; improve clock resolution for faster UARTs
+ Patch by Jeff Angielski, 21 Feb 2005
+
* Fix au1x00_serial baud rate calculation:
remove hardcoded cpu clock divisor and use register instead;
round up instead of truncate
diff --git a/include/configs/ep8260.h b/include/configs/ep8260.h
index e7b0818..6862519 100644
--- a/include/configs/ep8260.h
+++ b/include/configs/ep8260.h
@@ -466,8 +466,13 @@
#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
#endif
+#ifdef CFG_EP8260_H2
+#define CFG_FLASH_ERASE_TOUT 240000 /* Timeout for Flash Erase (in ms) */
+#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
+#else
#define CFG_FLASH_ERASE_TOUT 8000 /* Timeout for Flash Erase (in ms) */
#define CFG_FLASH_WRITE_TOUT 1 /* Timeout for Flash Write (in ms) */
+#endif
#ifndef CFG_RAMBOOT
# define CFG_ENV_IS_IN_FLASH 1
@@ -607,7 +612,11 @@
* SCCR - System Clock Control 9-8
*-----------------------------------------------------------------------
*/
+#ifdef CFG_EP8260_H2
+#define CFG_SCCR (SCCR_DFBRG00)
+#else
#define CFG_SCCR (SCCR_DFBRG01)
+#endif
/*-----------------------------------------------------------------------
* RCCR - RISC Controller Configuration 13-7