summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2007-07-16 10:01:38 +0200
committerStefan Roese <sr@denx.de>2007-07-16 10:01:38 +0200
commit2a49fc17d09020e7ebd9536694d99d20e419fcb8 (patch)
tree9c6758ed6d26013a368485d340807eadd6840ba6
parentdf3f17422aeb03fb81a7ac8c78d2b05d05aa4cf9 (diff)
downloadu-boot-imx-2a49fc17d09020e7ebd9536694d99d20e419fcb8.zip
u-boot-imx-2a49fc17d09020e7ebd9536694d99d20e419fcb8.tar.gz
u-boot-imx-2a49fc17d09020e7ebd9536694d99d20e419fcb8.tar.bz2
ppc4xx: AMCC Luan uses the new boardspecific DDR2 controller setup
Signed-off-by: Stefan Roese <sr@denx.de>
-rw-r--r--board/amcc/luan/luan.c7
-rw-r--r--include/configs/luan.h1
2 files changed, 7 insertions, 1 deletions
diff --git a/board/amcc/luan/luan.c b/board/amcc/luan/luan.c
index 2eff3b3..7b16f8a 100644
--- a/board/amcc/luan/luan.c
+++ b/board/amcc/luan/luan.c
@@ -104,6 +104,13 @@ int checkboard(void)
return 0;
}
+/*
+ * Override the default functions in cpu/ppc4xx/44x_spd_ddr2.c with
+ * board specific values.
+ */
+u32 ddr_clktr(u32 default_val) {
+ return (SDRAM_CLKTR_CLKP_180_DEG_ADV);
+}
/*************************************************************************
* int testdram()
diff --git a/include/configs/luan.h b/include/configs/luan.h
index cbb59c5..e192d06 100644
--- a/include/configs/luan.h
+++ b/include/configs/luan.h
@@ -136,7 +136,6 @@
#define CONFIG_SPD_EEPROM 1 /* Use SPD EEPROM for setup */
#define SPD_EEPROM_ADDRESS {0x53, 0x52} /* SPD i2c spd addresses*/
#define CONFIG_DDR_ECC 1 /* with ECC support */
-#define CFG_44x_DDR2_CKTR_180 1 /* use 180 deg advance */
/*-----------------------------------------------------------------------
* I2C