summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2012-07-29 20:53:30 +0000
committerTom Warren <twarren@nvidia.com>2012-09-07 13:54:31 -0700
commit0dd84084deef226b9992b6db649b5f41d60b77b8 (patch)
tree793d92402dc7cef00ec3917ca61d2bdf72f54c8a
parent312693c3dd280a73824c6403e249775ccb7c3547 (diff)
downloadu-boot-imx-0dd84084deef226b9992b6db649b5f41d60b77b8.zip
u-boot-imx-0dd84084deef226b9992b6db649b5f41d60b77b8.tar.gz
u-boot-imx-0dd84084deef226b9992b6db649b5f41d60b77b8.tar.bz2
tegra: Enable NAND on Seaboard
This enables NAND support for the Seaboard. Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
-rw-r--r--include/configs/seaboard.h9
-rw-r--r--include/configs/tegra20-common.h2
2 files changed, 11 insertions, 0 deletions
diff --git a/include/configs/seaboard.h b/include/configs/seaboard.h
index afc4a85..479af1a 100644
--- a/include/configs/seaboard.h
+++ b/include/configs/seaboard.h
@@ -105,4 +105,13 @@
#include "tegra20-common-post.h"
+/* NAND support */
+#define CONFIG_CMD_NAND
+#define CONFIG_TEGRA_NAND
+
+/* Max number of NAND devices */
+#define CONFIG_SYS_MAX_NAND_DEVICE 1
+
+/* Somewhat oddly, the NAND base address must be a config option */
+#define CONFIG_SYS_NAND_BASE TEGRA20_NAND_BASE
#endif /* __CONFIG_H */
diff --git a/include/configs/tegra20-common.h b/include/configs/tegra20-common.h
index 4c02f20..02cf0cd 100644
--- a/include/configs/tegra20-common.h
+++ b/include/configs/tegra20-common.h
@@ -201,4 +201,6 @@
#define CONFIG_SPL_GPIO_SUPPORT
#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/tegra20/u-boot-spl.lds"
+#define CONFIG_SYS_NAND_SELF_INIT
+
#endif /* __TEGRA20_COMMON_H */