Browse Source

MLK-13336 mx6sll_arm2: Update LPDDR2 script to v2.1

Changes:
Version 2.1
  -Issue a Precharge-All command prior to the MRW Reset command.
      setmem /32 0x021B001C = 0x00008050  // [MMDC_MDSCR]  precharge all to CS0
      setmem /32 0x021B001C = 0x00008058  // [MMDC_MDSCR]  precharge all to CS1

  -Update MMDC PHY Read/Write delay-lines Configuration Register according to calibration results
      setmem /32 0x021B0848 = 0x3A383C40   // [MMDC_MPRDDLCTL]
      setmem /32 0x021B0850 = 0x242C3020   // [MMDC_MPWRDLCTL]

File:
http://compass.freescale.net/livelink/livelink?func=ll&objId=235701297&objAction=browse&viewType=1

Test:
Passed overnight memtester on one i.MX6SLL LPDDR2 ARM2 board.

Signed-off-by: Ye Li <ye.li@nxp.com>
imx_v2016.03_4.1.30_7ulp_alpha
Ye Li 4 years ago
parent
commit
5ad998cbb8
2 changed files with 10 additions and 3 deletions
  1. +4
    -2
      board/freescale/mx6sll_arm2/imximage_lpddr2.cfg
  2. +6
    -1
      board/freescale/mx6sll_arm2/plugin.S

+ 4
- 2
board/freescale/mx6sll_arm2/imximage_lpddr2.cfg View File

@ -79,8 +79,8 @@ DATA 4 0x021B001C 0x00008000
DATA 4 0x021B0800 0xA1390003
DATA 4 0x021B085c 0x084700C7
DATA 4 0x021B0890 0x00400000
DATA 4 0x021B0848 0x40404040
DATA 4 0x021B0850 0x40404040
DATA 4 0x021B0848 0x3A383C40
DATA 4 0x021B0850 0x242C3020
DATA 4 0x021B081C 0x33333333
DATA 4 0x021B0820 0x33333333
DATA 4 0x021B0824 0x33333333
@ -106,6 +106,8 @@ DATA 4 0x021B0000 0xC3110000
DATA 4 0x021B083C 0x20000000
DATA 4 0x021B001C 0x00008050
DATA 4 0x021B001C 0x00008058
DATA 4 0x021B001C 0x003F8030
DATA 4 0x021B001C 0x003F8038
DATA 4 0x021B001C 0xFF0A8030


+ 6
- 1
board/freescale/mx6sll_arm2/plugin.S View File

@ -175,8 +175,9 @@
ldr r1, =0x00400000
str r1, [r0, #0x890]
ldr r1, =0x40404040
ldr r1, =0x3A383C40
str r1, [r0, #0x848]
ldr r1, =0x242C3020
str r1, [r0, #0x850]
ldr r1, =0x33333333
@ -219,6 +220,10 @@
ldr r1, =0x20000000
str r1, [r0, #0x83C]
ldr r1, =0x00008050
str r1, [r0, #0x01C]
ldr r1, =0x00008058
str r1, [r0, #0x01C]
ldr r1, =0x003F8030
str r1, [r0, #0x01C]
ldr r1, =0x003F8038


Loading…
Cancel
Save